

varian data machines



BUFFER INTERLACE CONTROLLER

an option for the

Varian Data Machines

Computer Systems

**Specifications are subject to change without notice.
Address comments regarding this manual
to Varian Data Machines, Publications
Department, 2722 Michelson Drive,
Irvine, California, 92664.**



varian data machines /a varian subsidiary
2722 michelson drive / irvine / california / 92664

©1974 printed in USA



varian data machines

98 A 9902 115

MARCH 1974



TABLE OF CONTENTS

SECTION 1 GENERAL DESCRIPTION

SECTION 2 INSTALLATION

2.1 PHYSICAL DESCRIPTION.....	2-1
2.2 INTERCONNECTION.....	2-1
2.3 INTERFACE DATA.....	2-1

SECTION 3 OPERATION

3.1 I/O INSTRUCTIONS.....	3-1
3.2 PROGRAMMING CONSIDERATIONS.....	3-1
3.3 SAMPLE PROGRAM.....	3-1

SECTION 4 THEORY OF OPERATION

4.1 ADDRESS REGISTERS.....	4-1
4.2 SEQUENCE CONTROL.....	4-1
4.3 OPERATING SEQUENCE	4-1
4.3.1 Initial Conditions.....	4-1
4.3.2 Device Selection.....	4-1
4.3.3 Data Address.....	4-1
4.3.4 Data Transfer	4-4
4.3.5 Transfer Termination	4-4

SECTION 5 MAINTENANCE

5.1 TEST EQUIPMENT	5-1
5.2 CIRCUIT-COMPONENT IDENTIFICATION.....	5-1
5.3 CIRCUIT-BOARD REPAIR.....	5-1

SECTION 6 MNEMONICS



LIST OF ILLUSTRATIONS

Figure 2-1. BIC Board (Component Side).....	2-1
Figure 2-2. BIC/Peripheral Controller Interface.....	2-2
Figure 2-3. Interface for Peripheral Devices with and without BIC.....	2-3
Figure 2-4. Typical B Cable Interface Logic	2-4
Figure 4-1. BIC Block Diagram.....	4-2
Figure 4-2. BIC Trap Sequence Timing.....	4-3

LIST OF TABLES

Table 1-1. BIC Specifications	1-1
Table 2-1. BIC Inputs and Outputs.....	2-1
Table 3-1. I/O Instructions	3-1
Table 3-2. Typical Service Routine	3-1
Table 6-1. Mnemonics	6-1



SECTION 1

GENERAL DESCRIPTION

The Buffer Interlace Controller (BIC) is a special-purpose hardware option for use with Varian computer systems. This manual is divided into six sections:

- Features and specifications
- Installation and interconnection
- Operation
- Theory of operation
- Maintenance
- Mnemonics list

Volume 2 of this manual is assembled when the hardware is shipped and contains engineering documents such as logic diagrams, parts list, and installation drawings.

There are two versions of the BIC available. One version (without key bits) is for systems that do not have the memory map option and the other version (with key bits) is for systems that do have the memory map option.

The function of the BIC is to free the processor to perform other program functions during block word transfers between memory and peripheral controllers. Cycle-stealing trap requests inhibit the processing of a stored program for only the memory cycle required to transfer one word of data between memory and a peripheral controller. Operation register contents are not changed by the transfer, thus freeing the processor to execute an instruction from the stored program between successive data word transfers.

The BIC will perform DMA transfers at the peripheral device rate up to a maximum rate defined as follows:

$$R_{\max} = \frac{I}{\frac{I}{R_{\text{CPU max}}} + T_{\text{IUCX}}}$$

where: R_{\max} is the maximum rate through a BIC (words/second)

R_{CPU} is the maximum DMA rate for the processor (words/second)

T_{IUCX} is the period of interrupt clock (seconds)

As an example, the maximum DMA rate for a Varian 70 series computer with core memory and a 990 nanosecond

interrupt clock period is 361,800 words/second. The maximum rate through the BIC is then:

$$R_{\max} = \frac{I}{\frac{I}{361,800} + (990 \times 10^{-9})} = 266,383 \text{ words/second}$$

The BIC monitors trap requests initiated by the peripheral controllers.

Up to ten peripheral controllers can be connected to one BIC. Using standard I/O device addressing, a computer system can include up to four BICs.

The BIC is considered to be an I/O controller. Priorities for optional controllers having trap or interrupt capabilities are established by the order of their placement in the priority chain. The BIC is a system priority device; however the peripheral devices connected to it have no priority of their own.

Table 1-1 lists the BIC specifications.

Table 1-1. BIC Specifications

Parameter	Description
Organization	Contains input receivers and output drivers, two 16-bit address registers, a 4-bit key register, and a sequence control circuit
Control capability	Up to ten peripheral controllers
I/O transfer rate	Synchronized to peripheral device rate
I/O signal limits (rise/fall)	Minimum 10 nanoseconds; maximum 100 nanoseconds
Logic levels (internal)	High = +2.4 to +5.0V dc Low = 0 to +0.4V dc
Logic levels (I/O bus)	High = +2.8 to +3.6V dc Low = 0 to +0.5V dc
Size	Contained on one 7-3/4-by 12-inch (19.7 x 30.3 cm) printed-circuit board

(continued)

**GENERAL DESCRIPTION****Table 1-1. BIC Specifications (continued)**

Parameter	Description
Interconnection	Interfaces with I/O cable through backplane connector; connects to peripheral controllers through the backplane connector or through a cable
Connectors	One 122-terminal card-edge connector (mates with female connector at backplane) and two 44-terminal card-edge connectors (each mates with a 44-terminal connector on B cable for special configurations)
Power	+5V dc at 0.6A
Operating environment	0 to 50 degrees C; 10 to 90 percent relative humidity without condensation



SECTION 2 INSTALLATION

The BIC has been packed and inspected to ensure its arrival in good working order. To prevent damage, take care during unpacking and handling. Check the shipping list to ensure that all equipment has been received. Immediately after unpacking, inspect the equipment for shipping damage. If damage exists:

- Notify the transportation company
- Notify Varian Data Machines
- Save all packing material

2.1 PHYSICAL DESCRIPTION

The BIC circuits are contained on a single printed-circuit (PC) board (p/n 44P0689). As illustrated in figure 2-1, the board contains three connectors P1, J1, and J2. Connectors J1 and J2 are wired in parallel and contain the peripheral control lines. Connector P1 also contains the same peripheral control lines as well as all I/O bus control signals for the BIC. Connectors J1 and J2 are used for special configurations.

2.2 INTERCONNECTION

When two or more BIC controllers are installed in the same chassis, the B cable signals are connected only to the controller or controllers with which each BIC communicates. There are no B cable signals between BICs. If the BIC and the peripheral controllers are installed in different chassis, the interconnection is made through the J1 and J2 connectors. Figure 2-2 illustrates BIC/peripheral interconnections.


2.3 INTERFACE DATA

All BIC input/output signals utilize receiver/driver stages to buffer internal circuits and external lines. The BIC interfaces with the computer via the "-I" signal lines and with peripheral controllers via the "-B" signal lines listed in table 2-1. The corresponding pin number of circuit card edge connector P1 follows each signal mnemonic (see logic diagram 91C0459). Refer to section 6 for definitions of the mnemonics.

Table 2-1. BIC Inputs and Outputs

	INPUTS		OUTPUTS
BCDX-B	52	EB10-I	16
BIMES-I	93	EB11-I	17
CDCX-B	54	EB12-I	18
DRYX-I	29	EB13-I	19
EB00-I	2	EB14-I	20
EB01-I	4,65	EB15-I	21
EB02-I	6,70	FRYX-I	27
EB03-I	8	IUAX-I	44
EB04-I	10	IUCX-I	45
EB05-I	11	PRMX-I	37
EB06-I	12	SYRT-I	43
EB07-I	13	TROX-B	50
EB08-I	14	TRQX-B	49
EB09-I	15		
		DCEX-B	56
		DESX-B	60
		EB00-I	2
		EB01-I	4,68,69
		EB02-I	6,71,72
		EB03-I	8
		EB04-I	10
		EB05-I	11
		EB06-I	12
		EB07-I	13
		EB08-I	14
		EB09-I	15
		EB10-I	16
		EB11-I	17
		EB12-I	18
		EB13-I	19
		EB14-I	20
		EB15-I	21
		INTX-	75
		IOK1-I	109
		IOK2-I	110
		IOK3-I	112
		IOK4-I	113
		PRNX-I	42
		SERX-I	31
		TAKX-B	58
		TPIX-I	33
		TPOX-I	35

Many peripheral controllers, under software control, can transfer data either by programmed I/O or via BIC control. Controllers for peripherals such as discs and drums usually are not able to transfer data via programmed I/O due to their high transfer rates. Figure 2-3 shows a computer system with peripheral controllers that operate with and without BIC. Figure 2-4 is typical interface logic.



* CONNECTORS J1 AND J2 ARE PARALLEL WIRED



varian data machines

INSTALLATION


I/O CABLE COMMUNICATIONS

VIIII-233A

FRYX-I
DRYX-I
IUAX-I
SYRT-I
PRMX-I
IUCX-I
BIMES-I

INTX-I
SERx-I
TPIX-I
TPOX-I
PRNX-I
IOK1-I
IOK2-I
IOK3-I
IOK4-I

EBnn-I
(0-15)



I/O CABLE COMMUNICATIONS

FRYX-I
DRYX-I
IUAX-I
SYRT-I

SERx-I

EBnn-I
(0-15)

PERIPHERAL CONTROLLER

CONTROL DATA


PERIPHERAL DEVICE

"-B" SIGNAL INTERFACE TO/FROM OTHER PERIPHERAL CONTROLLERS

Figure 2-2. BIC/Peripheral Controller Interface




Figure 2-3. Interface for Peripheral Devices with and



* CAPABLE OF BLOCK DATA TRANSFER VIA PROGRAMMED
I/O CONTROL OR BIC CONTROL.



INSTALLATION





SECTION 3

OPERATION

The BIC has no operating controls or indicators. It operates under program control.

3.1 I/O INSTRUCTIONS

The BIC responds to the instructions listed in table 3-1. Two device addresses are assigned to each BIC to differentiate functions directed by the I/O instruction. Addresses 020 through 027 are reserved for BICs. Address/instruction codes in table 3-1 are for the first BIC in a system. If additional BICs are installed, the addresses shown should be incremented by two for each additional BIC (i.e., second BIC addresses should be 022 and 023).

Mnemonics	Octal Code	Description
CIA 020	102520	Read initial register into cleared A
CIB 020	102620	Read initial register into cleared B
		Sense
SEN 020	101020	Sense BIC not busy
SEN 021	101021	Sense abnormal device stop
SEN 021 R	101121	Senses if BIC has been stopped due to a memory-map error

Table 3-1. I/O Instructions

Mnemonics	Octal Code	Description
External Control		
EXC 020	100020	Activate BIC
EXC 021	100021	Initialize
EXC 0321	100321	Enable loading of key bits
Transfer		
OAR 020	103120	Load initial register from A
OBR 020	103220	Load initial register from B
OME 020	103020	Load initial register from memory
OAR 021	103121	Load final register from A
OBR 021	103221	Load final register from B
OME 021	103021	Load final register from memory
INA 020	102120	Read initial register into A
INB 020	102220	Read initial register into B
IME 020	102020	Read initial register into memory

3.2 PROGRAMMING CONSIDERATIONS

The user writes the programs that use the BIC. When preparing a program for use with the BIC, the programmer first initializes then senses the status of the BIC and the selected peripheral controller. After a not-busy response is received from both the BIC and the peripheral controller, the BIC address registers are loaded with the initial and final memory addresses of the block of data to be transferred, a BIC activate enable instruction is placed on the I/O cable, and the transfer is started. Although the program requires loops for use with sense instructions and to handle abnormal conditions, transfer of the data block is accomplished by the BIC without further program instructions.

The key bit register (for memory map option) is loaded by first issuing the "Enable (loading of) Key Bit Register" instruction (0100321) followed by one of the "Load Final Register" instructions (0103021, 0103121, 0103221).

3.3 SAMPLE PROGRAM

Table 3-2 shows a typical service routine for the BIC, a Teletype paper tape punch operation under BIC control. Using DAS symbols with corresponding machine language

Table 3-2. Typical Service Routine

Memory Location	Octal Code	Label	Operation	Variable Field	Comments
001000			,ORG	,01000	
001000	101020	BIC0	,SEN	,020,BIC1	CK BIC NOT BUSY
001001	001007 R				
001002	100401		,EXC	,0401	INIT TTY
001003	100021		,EXC	,021	INIT BIC
001004	005000		,NOP	,	
001005	001000		,JMP	,*-3	

(continued)



OPERATION

Table 3-2. Typical Service Routine (continued)

Memory Location	Octal Code	Label	Operation	Variable Field	Comments
001006	001002 R				
001007	101101	BIC1	,SEN	,0101,BIC2	CK TTY WRITE READY
001010	001014 R				
001011	005000		,NOP	,	
001012	001000		,JMP	,*-3	
001013	001007 R				
001014	103120	BIC2	,OAR	,020	SET BIC I REG
001015	103221		,OBR	,021	SET BIC F REG
001016	100020		,EXC	,020	ACTIVATE BIC
001017	100101		,EXC	,0101	CONNECT WRITE REG
001020	101020		,SEN	,020,BIC3	CK BIC NOT BUSY
001021	001025 R				
001022	005000		,NOP	,	
001023	001000		,JMP	,*-3	
001024	001020 R				
001025	101021	BIC3	,SEN	,021,BIC5	CK ABN STOP
001026	001032 R				
001027	007400		,ROF	,	
001030	102520	BIC4	,CIA	,020	INPUT BIC I REG
001031	000000		,HLT	,	
001032	007401	BIC5	,SOF	,	SET ABN FLAG
001033	001000		,JMP	,BIC4	
001034	001030 R		,END	,	
	000000				

octal codes, the program covers memory locations 01000 through 01034.

Once the program is loaded, the operator must insert the initial punch buffer address into the A register and the final address into the B register for each run. When started, the program will:

- initialize the BIC and Teletype punch
- initiate the data transfer

c. read the contents of the BIC initial register into the A register at the completion of the transfer

d. set the overflow indicator if the termination was abnormal

e. halt

The punch buffer must contain only ASCII characters. The first character is 0222 (punch on) and the last is 0224 (punch off).



SECTION 4

THEORY OF OPERATION

The BIC is functionally divided into address registers and a sequence control circuit (figure 4-1). A functional description of these circuits is provided in the following paragraphs.

4.1 ADDRESS REGISTERS

The two address registers contain the memory locations of output or input data, depending on the I/O instruction. The initial register stores the address of the first input or output word, and is incremented during each data-word transfer. When the block transfer is complete, the initial register contains the address + 1 of the last data word to be transferred.

The final register stores the address of the last word to be transferred. Unless the peripheral device is abnormally stopped, the address in the final register will be one less than the address in the initial register when the block transfer is complete. When the initial and final registers reach comparison, the block word transfer is complete.

The key-bit register stores the four key bits that are used with the memory map. The key-bit register is not used on systems without the memory map. The enable instruction sets a flip-flop which directs the data being transferred by a load (of final register) instruction, into the key-bit register. The flip-flop is reset when the transfer is complete.

4.2 SEQUENCE CONTROL

The sequence control circuit generates the control signals which coordinate address and data transfer between the processor, BIC, and the peripheral controllers. The data are not routed through the BIC but are directly transferred between the peripheral controller and memory.

Under program control, the processor senses that the BIC is not busy and prepares the BIC to receive the initial and final data addresses. The processor then senses that the selected peripheral controller is not busy and loads the initial and final registers and the key register. The BIC is then activated and the peripheral controller is started. The BIC then assumes control of the data transmission, allowing the processor operational registers to be used by the program for other functions.

Data transfer is accomplished between memory and the peripheral controller via the I/O bus. The BIC counts the words transferred and when the data block transfer is complete, disconnects the peripheral controller and assumes a not-busy state. Data transfer may also be terminated upon request from the peripheral controller.

4.3 OPERATING SEQUENCE

The following paragraphs describe the sequence of operations of the BIC. Refer to the block diagram (figure 4-1), the timing diagram (figure 4-2), and the logic diagram 91C0459 in volume 2.

4.3.1 Initial Conditions

The processor senses the BIC for a not-busy condition. The sense instruction places the BIC device address and a function code on the I/O bus. The BIC responds with a low SERX-I if it is not busy (CDCX-B low). The processor then executes the initialize instruction which generates a low INIT- which prepares BIC for receiving the initial and final addresses of the block data to be transferred.

The initial register is loaded from the I/O bus when data ready DRYX-I returns high and LIXx- is low.

The final register is loaded from the I/O bus when DRYX-I returns high, and LFRX+ is high.

4.3.2 Device Selection

The processor executes the activate BIC instruction which causes DCEX-B to go low. This signal is sent to all peripheral controllers connected to the BIC. The processor then executes an instruction to select a peripheral device. This instruction with DCEX-B low, connects the selected device to the BIC and starts the device.

The connected peripheral controller sends a low CDCX-B to the BIC causing DCEX-B to go high, thus disabling the selection of any other peripheral controllers. When CDCX-B goes low, the connected peripheral controller also selects the state of TROX-B. When data is to be transferred to memory, a high TROX-B is sent. If data is to be transferred to memory, a low TROX-B is sent.

4.3.3 Data Address

When the connected peripheral controller is ready for the data transfer, it sends a low TRQX-B to the BIC. The BIC then sends a TPIX-I or low TPOX-I to the processor, depending on the state of TROX-B.

When the processor is ready for the data transfer, it sends a low IUAX-I to the BIC. IUAX-I going low generates a low TAKX-B which is sent to the peripheral controller to initiate the transfer. The BIC then causes OIRX+ to go high which gates the memory address, that is in the initial register plus the key bits onto the I/O bus. The connected peripheral controller is thus enabled. FRYX-I, from the processor, going high terminates the address phase of the BIC. FRYX-I going high causes CLEX- to go high, which



varian data machines

THEORY OF OPERATION





Figure 4-1. BIC Block Diagram



VIII-576C



NOTES:

- (1) TIMING REQUIRED TO ISSUE THE COMMAND TO CONNECT THE DEVICE.
- (2) TIME REQUIRED FOR DEVICE TO REQUEST FIRST DATA TRANSFER AFTER STARTING.
- (3) TIME REQUIRED TO SERVICE CURRENT AND/OR HIGHER PRIORITY REQUESTS FOR I/O ACCESSES.
- (4) SIGNAL TRQX-B MAY BE BROUGHT LOW (TRUE) AGAIN, AS EARLY AS THE TRAILING EDGE OF DRYX-I. HOWEVER, SIGNAL TRQX-B MUST HAVE BEEN HIGH FOR AT LEAST 50 NANOSECONDS BEFORE GOING LOW.
- (5) END OF DATA BLOCK. SIGNAL CDCX MAY REMAIN HIGH BETWEEN BLOCKS.
- (6) INCLUDES KEY BITS IF PRESENT [10Kn-I (0-3)].
- (7) FOR DMA TIMING REFER TO THE APPLICABLE SYSTEM HANDBOOK.

Figure 4.2. BIC Trap Sequence Timing



THEORY OF OPERATION

causes the initial register to be incremented to the next memory address.

4.3.4 Data Transfer

The data transfer may be an output from or an input to the processor. For output, the processor places the data on the I/O bus, and the data is strobed into the peripheral controller by DRYX-I going high. For input, the peripheral controller places the data on the I/O bus when FRYX-I goes high and removes the data when DRYX-I goes high. BIC keeps TAKX-B low until the end of the transfer when IUAX-I goes high.

4.3.5 Transfer Termination

When the contents of the initial and final registers become equal, the comparator circuit generates a high IEFX-. This creates a low DESX-B which is sent to the peripheral controller. The peripheral controller then causes CDCX-B to go high. This causes the BIC to assume a not busy state. The transfer of data is thus terminated.

When an abnormal device stop occurs, the peripheral controller terminates the transfer without regard to the contents

of the initial and final registers. The peripheral controller generates a low BCDX-B. This causes a low DESX-B to be sent to the peripheral controller. The peripheral controller responds with a high CDCX-B. This causes the BIC to assume a not busy state. The transfer of data is thus terminated. After an abnormal device stop, the processor can read the contents of the initial register to determine the number of words that were transferred. The number in the initial register will be the address of the last word transferred plus one.

An abnormal device stop can occur as a result of any of the following situations:
① the length of the data block is unknown, and the device has detected the end of the data;
② the peripheral controller has detected an invalid operation of the device;
③ the processor has issued an instruction to stop the operation of the peripheral device.

Another abnormal stop is created when an error is detected by the memory map during a BIC operation. The error causes BIMES-I to go low. This causes a low DESX-B to be sent to the peripheral controller. The peripheral controller responds with a high CDCX-B. This causes the BIC to assume a not busy state. The transfer of data is then terminated.



SECTION 5 MAINTENANCE

Maintenance personnel should be familiar with the contents of this manual before attempting to troubleshoot the BIC. The Varian MAINTAIN II test program system (Test Programs Manual, 98 A 9952 06x)* contains a BIC test program used to test various phases of the BIC operation. Further diagnosis can then be made by referring to this manual.

5.1 TEST EQUIPMENT

The following test equipment and tools are recommended for maintenance:

- a. Oscilloscope, Tektronix type 547 with dual-trace plug-in unit, or equivalent.
- b. Multimeter, Triplett type 630 or equivalent.
- c. Soldering iron, 39-watt pencil type.
- d. Card extender VDM p/n 44P0540.

*The x at the end of the document number is the revision number and can be any digit 0 through 9.

5.2 CIRCUIT-COMPONENT IDENTIFICATION

All reference designations used in the logic diagram appear on the BIC board adjacent to each component. Component part numbers can be found in the parts list in volume 2.

5.3 CIRCUIT-BOARD REPAIR

If it has been determined that circuit-board repair is required, it is recommended that the Varian Data Machines customer service department be contacted so that a new circuit board can be installed in the user's system and the faulty one returned to the factory for repairs. However, if the user decides to perform his own repairs, caution should be used so that the circuit board is not permanently damaged. Approved repair procedures should be followed such as the ones described in document IPC-R-700A prepared by the Institute of Printed Circuits.



varian data machines



SECTION 6

MNEMONICS

Table 6-1 provides an alphabetized list of the signal mnemonics used in the BIC.

Table 6-1. Mnemonics

Mnemonic	Description	Mnemonic	Description
ACEX	<u>Activate enable.</u> Stores activation of BIC.	EKBR	<u>Enable loading of key bit register.</u> Gates the key bits into the key-bit register.
ADSX	<u>Abnormal device stop.</u> Stores end of data from peripheral controller.	FRYX	<u>Function ready.</u> Indicates the I/O bus contains an address.
BCAX	<u>Buffer controller activate.</u> Stores the activation of the BIC and the peripheral controller.	FIIX	<u>Final register bit.</u> Stores bit ii of the final address.
BCDX	<u>Buffer controller deactivate.</u> Initiates termination of data transfer by the peripheral controller.	IEFX	<u>Initial equals final.</u> Indicates that the contents of the initial register is equal to the contents of the final register.
BIMES	<u>BIC map error stop.</u> Stores the map error indication during a BIC operation.	IFMX	<u>Initial equals final memory.</u> Clears the BIC active flip-flop when the contents of the initial register is equal to the contents of the final register.
CARx	<u>Carry out.</u> Increments the next higher position of the initial register on overflow.	INIT	<u>Initialize.</u> Resets BIC flip-flops to their initial condition.
CDCX	<u>Controller device connected.</u> Indicates that the peripheral controller to be connected is connected.	INTX	<u>Interrupt request.</u> Used to request an interrupt when the block transfer is complete.
CLEX	<u>Clock enabled.</u> Enables the initial register to be incremented.	KOKI	<u>Key-bit register output i to I/O bus.</u>
DA	<u>Device address decode.</u> Gates the device address from the I/O bus.	IUAX	<u>Interrupt acknowledge.</u> Indicates that the processor is ready to send or receive data.
DCEX	<u>Device connect enable.</u> Enables the selection of a peripheral device.	IUCX	<u>Interrupt clock.</u> Provides timing for servicing BIC.
DESX	<u>Device stop.</u> Stores the requirement to stop the peripheral device.	IIIX	<u>Initial register data bit.</u> Stores bit ii of the initial address.
DRYX	<u>Data ready.</u> Indicates the I/O bus contains a word of data.	LFRX	<u>Load final register.</u> Loads data on I/O bus into final register.
DSTX	<u>Device stop enable.</u> Stores the end of the data transfer.	LFXX	<u>Load final.</u> Gates the I/O bus contents into the key-bit register when EKBR is set.
EBii	<u>E-bus bit.</u> Address or function code bits from the I/O bus.	LIXX	<u>Load initial register.</u> Loads data on I/O bus into initial register.
		MESX	<u>Map error stop.</u> Indicates that there was a memory map error during a BIC operation.


(continued)



MNEMONICS

Table 6-1. Mnemonics (continued)

Mnemonic	Description	Mnemonic	Description
OIRX	<u>Output initial register.</u> Gates contents of initial register and key-bit register onto the I/O bus.	TAKX	<u>Trap acknowledge.</u> Indicates that the requirements for data transfer have been met.
PLUP	<u>Pullup voltage.</u>	TCOX	<u>Trap command.</u> Synchronizes trap request with interrupt clock.
PRMX	<u>Priority in.</u> Gives priority to BIC.	TPDX	<u>Trap request detect.</u> Detects the peripheral controller request for a trap.
PRNX	<u>Priority out.</u> Passes priority to next in line after BIC is serviced.	TPIX	<u>Trap in.</u> Indicates that the BIC is ready to transfer data to the processor.
RIXX	<u>Read initial register.</u> Stores requirement of processor to read contents of initial register.	TPOX	<u>Trap out.</u> Indicates that the BIC is ready to transfer data from the processor.
RTPD	<u>Reset trap detect.</u> Resets the trap request detection flip-flop.	TROX	<u>Trap out (from peripheral).</u> Indicates the direction (in or out) of the data transfer.
SERX	<u>Sense response.</u> Indicates whether the BIC is busy.	TRQX	<u>Trap request.</u> Indicates that the peripheral controller is ready for a data transfer.
SYRT	<u>System reset.</u> Generates initialize signal when SYSTEM RESET is pressed.		



5 IN LOCATION K3 (-000, -001, -002) INSTALL JUMPER B (FIN 40) FROM K3-8 TO K3-10 AND FROM K3-4 TO K3-6, WITH F/N 41 SLEEVING.

4) AFTER FINAL TEST AND PRIOR TO ACCEPTANCE TEST (-001 & -002 ONLY) MASK OFF CONNECTOR CONTACT AREAS ON BOTH SIDES OF F/U 1 AND TOTALLY COAT BOTH SIDES OF ASSEMBLY WITH F/U 38.

**3 FIND NOS. IN PARENTHESIS ARE USED ON -CO2 ASSY ONLY
813 & 814 AND 167 IN LOCATIONS H1-H2-K1-K3 & K3 ARE IN**

MARK WITH APPROPRIATE DASH NO AND REVISION LETTERS OF PARTS LIST TO WHICH PART

JOHN GALT (1826-1901)

REFERENCE DRAWINGS
4000560 BOARD DETAIL
91C0459 LOGIC DIAGRAM
97EC869 PHOTOMASTER
97E0870 SOLDER MASK
97E0871 SILKSCREEN

FOR PARTS LIST SEE 44PO689

DASH NUMBER CHART	
PART NO.	TITLE
44P06B9-000	BASIC (PLASTIC IC'S)
44P06B9-001	HUMISEAL (PLASTIC IC'S)
44P06B9-002	HUMISEAL KERAMIC IC'S

DM402

NOTES (UNLESS OTHERWISE SPECIFIED)

1. ALL RESISTORS ARE 1/4 W, 5%

2. THIS DRAWING CONSISTS OF THE FOLLOWING SHEETS: 1.0, 2.0, 3.0, 4.0, 5.0, 6.0, 7.0, 8.0, 9.0, 10.0, 11.0, 12.0, 13.0

REFERENCE DESIGNATIONS	
LAST USED	NOT USED
R 16	
C 27	
E 13	

REFERENCE DRAWINGS	
BOARD DETAIL	40D0560
ARTWORK	97E0869
SOLDERMASK	97E0870
SILKSCREEN	97E0871
ASSEMBLY	44D0689

DR.C. WARNER	5-29-23	varian data machines / a varian subsidiary 2722 nicholson drive / irvine / california / 92614
CHK	R [initials]	6-7-73
DESIGN	J. ZOLL	5-2-73
EDITION	T.E. Hansen	G-21-N
APPROVED	[initials]	6/1/73
APPROV'D		
THIS DOCUMENT MAY CONTAIN PROPRIETARY INFORMATION AND SUCH INFORMATION MAY NOT BE DISCLOSED OR USED FOR PURPOSES OTHER THAN TO PRODUCE THE ARTICLE OR SUBJECT, WITHOUT WRITTEN PERMISSION FROM VDM		
TITLE	LOGIC DIAGRAM - DM402 BUFFER INTERLACE CONTROLLER	
CODE IDENT NO.	SIZE	DWG NO.
21101	C	91C0459
SCALE	REV G	
SHEET 1, 008		

REVISIONS

REV	DESCRIPTION	APPROVED	DATE
A	PRODUCTION RELEASE PER EN 92/23	J.W.	6/2/73
B	REVISE PER BN 02854	M.L.S.	9/2/73
C	ADDED C25 & C26 PER EN 02605	R.R.C.	3/16/74
D	SJ. ADDED EIG - WAS N/U PER EN 02880	R.R.C.	5/16/74
-	03154 ADDED DEVICE ADDRESS BLOCK AND NOTE'S 1,2,3 TO SHTS.	B.B.	6/15/74
E	F2 PIN 6 WAS TO SIGNAL TC ₈ X+, THE IC AT C4 WAS 74H04	B.B.	6/15/74
F	83218 ADDED GND TO PINS P1-48, 100, 111 & 114 SHT 284, ADDED POWER AND GND DISTR. FOR IC ₅ TO SHT 2	B.P.	6/15/74
-	00135 SHD ZONE C-3 ES WAS: 74H04 15; 74H04	B.B.	7/6/74
G	03155 ADDED C27 AND E13	B.B.	7/6/74

TABLE OF CONTENTS


DESCRIPTION	SHEET NO.
TITLE	1.0
REVIEWS, TABLE OF CONTENTS & DECOUPLING	2.0
CONNECTORS	3.064.0
DEVICE ADDRESS DECODE, LOAD INITIAL REGISTER, LOAD FINAL REGISTER	5.0
READ INITIAL REGISTER, SENSE RESPONSE, INITIALIZE, INITIAL-EQUALS-FINAL, CONTROL	6.0
BIC ACTIVATE, ABNORMAL DEVICE STOP	7.0
TRAP CONTROL, OUTPUT INITIAL REGISTER ENABLE, TRAP REQUEST DETECT, DEVICE STOP	8.0
INITIAL/FINAL ADDRESS REGISTERS BITS 0-3	9.0
INITIAL /FINAL ADDRESS REGISTERS BITS 4-7	10.0
INITIAL/FINAL ADDRESS REGISTERS BITS 8-11	11.0
INITIAL/FINAL ADDRESS REGISTERS BITS 12-15	12.0
KEY BIT REGISTER, KEY BIT REGISTER LOAD ENABLE, BIC MAP ERROR STOP	13.0

NOTE: POWER AND GROUND DISTRIBUTION

FOR 16 PIN IC PIN 16 = +5V PIN 8 = GND EXCEPT AS LISTED BELOW

FOR 14 PIN IC PIN 14 = +5V PIN 7 = GND EXCEPT AS LISTED BELOW EXCEPTIONS:

IC₁ AT F2, K4 AND E6 PIN 4 = +5 PIN 11 = GND
I.C. AT A7, B7, C7 AND D7 PIN 5 = +5 PIN 12 = GND



D

J1		
1	GND	2.0
2	GND	2.0
3	GND	2.0
4	GND	2.0
5	GND	2.0
6	GND	2.0
7	GND	2.0
8	GND	2.0
9	GND	2.0
10	GND	2.0
11	GND	2.0
12	TAKX-B	
13		8.0
14	GND	2.0
15	GND	2.0
16	TRØX-B	8.0
17	GND	2.0
18	GND	2.0
19	GND	2.0
20	GND	2.0
21	GND	2.0
22	GND	2.0
23	GND	2.0
24	GND	2.0
25	GND	2.0
26	GND	2.0
27	DCEX-B	7.0
28	GND	2.0
29	GND	2.0
30	GND	2.0
31	BCDX-B	7.0
32	GND	2.0
33	GND	2.0
34	CDCX-B	7.0
35	GND	2.0
36	GND	2.0
37	GND	2.0
38	DESX-B	8.0
39	GND	2.0
40	GND	2.0
41	GND	2.0
42	BIAS	7.0, 8.0
43	BIAS	7.0, 8.0
44	BIAS	7.0, 8.0

C

B

A

J2		
1	GND	2.0
2	GND	2.0
3	GND	2.0
4	GND	2.0
5	GND	2.0
6	GND	2.0
7	GND	2.0
8	GND	2.0
9	GND	2.0
10	GND	2.0
11	GND	2.0
12	TAKX-B	8.0
13		2.0
14	GND	2.0
15	GND	2.0
16	TRØX-B	8.0
17	GND	2.0
18	GND	2.0
19	GND	2.0
20	GND	2.0
21	GND	2.0
22	GND	2.0
23	GND	2.0
24	GND	2.0
25	GND	2.0
26	DCEX-B	7.0
27	GND	2.0
28	GND	2.0
29	GND	2.0
30	GND	2.0
31	BCDX-B	7.0
32	GND	2.0
33	GND	2.0
34	CDCX-B	7.0
35	GND	2.0
36	GND	2.0
37	GND	2.0
38	DESX-B	8.0
39	GND	2.0
40	GND	2.0
41	GND	2.0
42	BIAS	7.0, 8.0
43	BIAS	7.0, 8.0
44	BIAS	7.0, 8.0

CODE IDENT NO.	SIZE	DWG NO.	REV
21101	C	91C0459	G
SCALE	SHEET 3.0 OF		

4

3

2

1

P1	GND	2.0		PRNK - I	8.0		
1	EBOO - I	9.0		SYRT - I	6.0		
2	GND	2.0		IUAX - I	5.0		
3	EBOI - I	9.0		IUCX - I	7.0		
4	GND	2.0					
5	EBO2 - I	9.0		46			
6	GND	2.0		47			
7	EBO3 - I	9.0		48	GND	2.0	
8	GND	2.0		49	TRQX - B	8.0	
9	EBO4 - I	10.0		50	TRGX - B	8.0	
10	EBO5 - I	10.0		51	GND	2.0	
11	EBO6 - I	10.0		52	BCDX - B	7.0	
12	EBO7 - I	10.0		53	G.D	2.0	
13	EBO8 - I	11.0		54	CDCK - B	7.0	
14	EBO9 - I	11.0		55	G.D	2.0	
15	EBO10 - I	11.0		56	DCEX - B	7.0	
16	EBO11 - I	11.0		57	G.D	2.0	
17	EBO12 - I	12.0		58	TAKX - B	8.0	
18	EBO13 - I	12.0		59	G.D	2.0	
19	EBO14 - I	12.0		60	DESX - B	8.0	
20	EBO15 - I	12.0		61			
21	GND	2.0		62			
22				63			
23				64			
24	GND	2.0		65	EBOIX	5.0	
25				66			
26	GND	2.0		67			
27	FRYX - I	5.0		68	EBO1+	9.0	
28	GND	2.0		69	EBO1-	9.0	
29	DRYX - I	5.0		70	EBO2X	5.0	
30	GND	2.0		71	EBO2+	9.0	
31	SERX - I	6.0		72	EBO2-	9.0	
32	GND	2.0		73	PRMY - I	8.0	
33	TPIX - I	8.0		74			
34	GND	2.0		75	INTX -	8.0	
35	TPOX - I	8.0		76			
36	GND	2.0		77			
37	PRMX - I	8.0		78			
38	GND	2.0		79			
39				80			
40	GND	2.0		81			
41				82			
				83			


CODE IDENT NO.	SIZE	DRAG NO.	REV.
21101	C	91C0459	G
SCALE	SHEET 4.0 OF		

4

3





2

1



DEVICE ADDRESS (OCTAL)		ADD JUMPER FROM	
STANDARD	NON-STANDARD	PIN 69 TO	PIN 70 TO
120, 121	I _X 1, I _X 1	PIN 69	PIN 72
122, 123	I _X 2, I _X 3	PIN 68	PIN 72
124, 125	I _X 4, I _X 5	PIN 69	PIN 71
126, 127	I _X 6, I _X 7	PIN 68	PIN 71

$X = 0, 1, 3, 4, 5, 6 \in 7$
SEE NOTES SHEET 5, ZONE B4



CODE IDENT NO.	SIZE	DWG NO.	REV
21101	C	91C0459	G
SCALE		SHEET 5.0 OF	


4

3


2

1


D



C



B




A


4

3


2

1






CODE IDENT NO.	SIZE	DRAW NO.	REV
21101	C	91C0459	G
SCALE		SHEET 8.0 OF	



INITIAL/FINAL ADDRESS REGISTERS
BITS 0 - 3

CODE IDENT NO.	SIZE	DME NO	REV
21101	C	91C0459	G
SCALE			SHEET 9.0 OF



INITIAL / FINAL ADDRESS REGISTERS
BITS 4 - 7

CODE IDENT NO.	SIZE	DRNG NO.	REV.
21101	C	91C0459	G
SCALE		SHEET 10 OF 10	


4

3


2

1



D



C



B



A

INITIAL/FINAL ADDRESS REGISTERS
BITS 8-11

CODE IDENT NO.	SIZE	DRG NO	REV
21101	C	91C0459	G
SCALE			SHEET 11 OF 10


4

3


2

1


D




C



B



A



INITIAL/FINAL ADDRESS REGISTERS
BITS 12 - 15


CODE IDENT NO.	SIZE	DATE NO.	REV
21101	C	91C0459	G
SCALE			SHEET 12.0 OF

4

3

2

1



- 003 ONLY

CODE IDENT NO.	SIZE	DRG NO.	REV
21101	C	91C0459	G
SCALE	SHEET 13,00F		

REVISIONS

REV	DATE	DESCRIPTION	DR	APPD
E	82805	QTY F/N 36 WAS: 17, QTY F/N 56 WAS: 7, ASSY REV LTR WAS: C, LOGIC REV LTR WAS: B, F/N 1 REV LTR WARD	246	10/20 5/15/74
F	82769	REV LTR OF FIN NO: 1 WAS: E	246	10/20 5/15/74
G	82800	ADDED FIN NO. 42, 4000560-000 WAS F, 44D0689 WAS D, 91C0459 WAS C	R.D.	10/20 5/15/74
H	83026	REV. LTR OF F/N 1 WAS: H	50	10/20 5/15/74
J	83161	REV. LTR OF REF DWG 44D0689 WAS: E, 91C0459 WAS: D, F/N 1 WAS: J - QTY OF F/N 10 WAS: 6, F/N 11 WAS: 6, F/N 14 WAS: 4, F/N 15 WAS: 4	50	10/20 5/15/74
K	83218	REV. LTR. OF REF DWG 91C0459 WAS: E, F/N 1 REV. LTR WAS: K	50	10/20 5/15/74
L	83335	REV. LTR. OF 44D0689 WAS: K	—	10/20
M	83345	REV. LTR. OF 44D0689 WAS: "G", 91C0459 WAS: "F", F/N 1 WAS: "L", F/N 36 QTY WAS: 8 ADDED C 27 TO REMARKS ADDED F/N 43	GRL	10/20 10/1/74

NEXT ASSEMBLY	
OIP1563	
DR	J. ZOLL
CHK	R. JORDON
DSGN	
ENGR	T. HANSON
APPD	
APPD	

MODEL NO.	
620, V73	
CODE	
IDENT NO.	21101
THIS DOCUMENT MAY CONTAIN PROPRIETARY INFORMATION AND SUCH INFORMATION MAY NOT BE DISCLOSED TO OTHERS FOR ANY PURPOSE OR USED TO PRODUCE THE ARTICLE OR SUBJECT, WITH OUT PERMISSION FROM VDM.	

TITLE PARTS LIST BUFFER INTERLACE CONTROL - DM402	
SIZE	DWG NO.
A	44P0689
REV	M
SHEET 1 OF 5	



varian data machines / a varian subsidiary
2722 michelson drive / irvine / california / 92684

QUANTITY REQ'D PER DASH NO.

PARTS LIST

CODE IDENT: 21101

		003	002	001	000	FIND NO.	PART NUMBER	DESCRIPTION	REMARKS
		REF	REF	REF	REF	-	44D0689	ASSEMBLY	
		REF	REF	REF	REF	-	91C0459	LOGIC DIAGRAM	
		REF	REF	REF	REF	-	97E086.9	PHOTOMASTER	
		REF	REF	REF	REF	-	97E0870	SOLDER MASK	
		REF	REF	REF	REF	-	97E0871	SILKSCREEN	
		1	1	1	1	1	40D0560-000	PW BOARD	
		4	-	4	4	2	49A0000-000	INTEG CIRCUIT	
		-	4	-	-	3	49A0500-000		
		3	-	3	3	4	49A0002-000		
		-	3	-	-	5	49A0502-000		
		3	-	2	2	6	49A0012-000		
		-	2	-	-	7	49A0512-000		
		2	-	1	1	8	49A0022-000		
		-	1	-	-	9	49A0522-000	INTEG CIRCUIT	

NEXT ASSY 01R1563

MODEL NO. 620, \ 73 APPD I.C.H. 6-15-73

REV X X A B C D

EN NO. 821238224682292 82354

DATE 5/11/73 5/13/73 5/14/73 5/15/73 5/17/73 5/19/73

DR 09 11 16 P.M. 1 PM

CHK 09 11 16 P.M. 1 PM

TITLE: PARTS LIST
BUFFER INTERLACE
CONT DM402

DWG NO.
44P0689

SHEET 2 OF 5

QUANTITY REQ'D PER DASH NO.					PARTS LIST		CODE IDENT: 21101	
	003	002	001	000	FIND NO.	PART NUMBER	DESCRIPTION	REMARKS
	5	-	5	5	10	49A0023-000	INTEG CIRCUIT	
	-	5	-	-	11	49A0523-000		
	1	-	1	1	12	49A0039-000		
	-	1	-	-	13	49A0539-000		
	5	-	5	5	14	49A0040-000		
	-	5	-	-	15	49A0540-000		
	4	-	4	4	16	49A0042-000		
	-	4	-	-	17	49A0542-000		
	1	-	1	1	18	49A0082-001		
	-	1	-	-	19	49A0082-000		
	3	-	3	3	20	49A0093-001		
	-	3	-	-	21	49A0093-000		
	1	-	1	1	22	49A0094-001		
	-	1	-	-	23	49A0094-000		
	4	-	4	4	24	49A0104-000		
	-	4	-	-	25	49A0104-001	INTEG CIRCUIT	

NOTES:

DWG NO.
44P0689SHEET 3 OF 5

QUANTITY REQ'D PER DASH NO.					PARTS LIST		CODE IDENT: 21101	
	003	002	001	000	FIND NO.	PART NUMBER	DESCRIPTION	REMARKS
	4	-	4	4	26	49AO127-000	INTEG CIRCUIT	
	-	4	-	-	27	49AO127-001		
	9	-	7	7	28	49AO128-001		
	-	7	-	-	29	49AO128-003		
	1	-	-	-	30	49AO178-000		
	1	-	1	1	31	49AO554-001		
	-	1	-	-	32	49AO554-000	INTEG CIRCUIT	
	6	4	4	4	33	65N2500-102	RESISTOR, 1K, 1/4W, $\pm 5\%$	R1-3, 11, 13, 14 (R13, 14, USED ON -003 ONLY)
	8	8	8	8	34	65N5000-151	RESISTOR, 150Ω, 1/2 W, $\pm 5\%$	R4-10, 12
	18	18	18	18	35	71AO0004-100	CAPACITOR, .1μF	C1, 3, 4, 6, 7, 8, 10, 12, 13, 14, 16, 17, 19, 20, 21, 22, 24, 25
	7	9	9	9	36	71AO200-475	CAPACITOR, 4.7μF, 20V	C2, 5, 9, 11, 15, 18, 23, 26, 27
	14	14	14	14	37	53CQ194-000	BUS BAR	

NOTES:

DWG NO.
44-PQ689REV
M3

SHEET 4 OF 5

© 1998 The McGraw-Hill Companies, Inc.

WVG NO. 4470629

QUANTITY 100 PER BASH NO.

PARTS LIST

CODE DENT: 21101

REF ID	QTY	DESCRIPTION	REMARKS
- 0 0	- 38	90A0011-000 HUMISEAL	
1 1 1	1 39	65N2500-511 RESISTOR, 51ΩL, 1/4W, ±5%	R15
- 0 0 0	9 40	53A0003-001 WIRE, JUMPER	30 AWG
0 0 0 0	0 41	54A0001-124 SLEEVING	
+ 1 1	1 42	65N500-821 RES 820Ω 1/2W ±5%	RK
- 0 0 0	0 43	53A0701-000 WIRE, JUMPER, GRN	30 AWG

NOTES.

DWG NO.
44 PG 689

1800-001C

Addendum 1

Buffer Interlace Controller
Varian Document Number 98 A 9902 115

The following addition should be made to the Buffer Interlace Controller manual.

<u>Page</u>	<u>Action</u>
2-1	<p>Add note following Table 2-1.</p> <p>Note: On systems without memory map the BIMES-I and BTMES-I signals are floating. They must be pulled up by adding the following jumpers.</p> <p>a. On each groundplane slot, add the following jumper: Pin 93 (BIMES-I) to pin 73 (PRMY-I)</p> <p>b. On each PMA/BTC groundplane slot, add the following jumper: Pin 96 (BTMES-I) to pin 73 (EXPU+)</p>